

Cost-Effective Compensation Design for Output Customization and Efficiency Optimization in Series/Series-Parallel Inductive Power Transfer Converter

Zhicong Huang ¹, Member, IEEE, Zhijian Fang ², Member, IEEE, Chi-Seng Lam ³, Senior Member, IEEE, Pui-In Mak ⁴, Fellow, IEEE, and Rui P. Martins ⁵, Fellow, IEEE

Abstract—Load-independent output with zero-phase-angle (ZPA) input is desirable in wireless inductive power transfer (IPT) converters for effective power delivery, but it usually greatly relies on the parameters of the loosely coupled transformer, normally fixed or constrained by space. Thus, customizable outputs cannot be readily achieved unless a new transformer is redesigned. In this article, we elaborate the rather complex relationships among compensation parameters, customizable load-independent-voltage (LIV) outputs with ZPA input, power efficiency, and overall compensation capacitance cost of the series/series-parallel (S/SP) IPT converter. We present a cost-effective compensation design to free the customization of LIV outputs from a parameter-constrained loosely coupled transformer, with optimization between efficiency enhancement and overall compensation capacitance cost. We conducted the proposed design supported by experimental results in S/SP IPT converters with an identical loosely coupled

transformer and various sets of compensation capacitors. Compared with a conventional design, the proposed design provides custom ranges of LIV outputs in both a weak and a relatively strong coupling condition, with over 5.9% and 5% efficiency improvement, respectively. The overall compensation capacitance can also be reduced by up to 37% and 21.5%, respectively.

Index Terms—Efficiency optimization, inductive power transfer (IPT), output customization, series/series-parallel (S/SP) compensation, zero phase angle (ZPA).

I. INTRODUCTION

DEVELOPMENT in modern power electronics has enabled wireless inductive power transfer (IPT). Benefiting from eliminating physical contact, IPT converters can provide user-friendly and maintenance-free operations of wireless power supply in many applications, such as consumer electronics, electric vehicles, bioimplants, underwater vehicles, and so on [1]–[6]. Voltage buses are widely needed in these power electronics applications and, thus, IPT converters with load-independent voltage (LIV) output are widely studied [7]–[11].

Effective power transfer is a critical demand in most IPT application scenarios, where compensation using reactive components for a loosely coupled transformer [12] is usually designed to achieve load-independent output and zero-phase-angle (ZPA) input, thus eliminating the output control [13], [14] and minimizing the voltage-ampere (VA) rating [15], [16], respectively. Moreover, multiple selectable outputs are desired to meet specific requirements in some application scenarios, where the parameters of the loosely coupled transformer are usually fixed or constrained by space, leading to difficulty in output design [17]. As an example, bus voltage on vehicle side may differ in level depending on specifications of the batteries or supercapacitors, but standard SAE J2954 has suggested a coil and winding geometry specification for wireless electric vehicle charging [18], posing challenges to achieving customizable outputs without redesigning the transformer. Therefore, as a general technical problem in regardless of application scenarios, it is worth optimizing the compensation design for customizable outputs against the constraints of transformer parameters.

Manuscript received May 9, 2019; revised August 12, 2019 and November 6, 2019; accepted November 18, 2019. Date of publication December 18, 2019; date of current version August 18, 2020. This work was supported in part by the National Natural Science Foundation of China under Grant 51707138, in part by the Science and Technology Development Fund, Macao SAR (FDCT) (025/2017/A1 and SKL-AMSV Fund), and in part by the Research Committee of University of Macau (MYRG2017-00090-AMSV, UM Macao Postdoctoral Fellowship). (Corresponding author: Zhicong Huang.)

Z. Huang was with the State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao. He is now with the Shien-Ming Wu School of Intelligent Engineering, South China University of Technology, Guangzhou 510641, China (e-mail: forward.huang@gmail.com).

Z. Fang is with the School of Automation, China University of Geosciences (Wuhan), Wuhan 430074, China (e-mail: fangjianhust@gmail.com).

C.-S. Lam and P.-I. Mak are with the State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, with the Institute of Microelectronics, University of Macau, Taipa, Macao, China, and also with the Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao (e-mail: cslam@um.edu.mo; pimak@um.edu.mo).

R. P. Martins is with the State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, with the Institute of Microelectronics, University of Macau, Macao, and also with the Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, on leave from the Instituto Superior Técnico, Universidade de Lisboa, Lisbon, Portugal (e-mail: rmartins@um.edu.mo).

Color versions of one or more of the figures in this article are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TIE.2019.2959491




Fig. 1. Conventional design concept of the S/SP IPT converter.

From the perspective of minimizing loss and cost, basic compensation topologies are usually adopted, because they only contain minimum number of external capacitive components, i.e., two capacitors, one at each side of the transformer windings, of which the losses are usually negligible. External inductive components, i.e., inductors, with significant copper and core losses are not needed [19]. Four basic compensation topologies are normally identified according to the primary/secondary compensation type, namely series/series (SS), series/parallel (SP), parallel/series, and parallel/parallel. In [15], design for ZPA input to minimize VA rating is studied covering four basic compensation topologies, but output controllability cannot be achieved. In [13] and [14], characteristics of LIV or load-independent-current (LIC) output as well as maximum efficiency are comparatively studied for the SS and the SP IPT converter. Nevertheless, output to input transfer functions of the SS and the SP IPT converter greatly rely on transformer parameters, e.g., the LIC transfer function of the SS IPT converter and the LIV transfer function of the SP IPT converter are typically $\frac{i_o}{v_i} \approx \frac{1}{\omega k \sqrt{L_P L_S}}$ and $\frac{v_o}{v_i} \approx \frac{1}{k} \sqrt{\frac{L_S}{L_P}}$, respectively [13], [14], which are dependent on the primary self-inductance L_P , the secondary self-inductance L_S , and the coupling coefficient k of the transformer. Once the transformer is designed, the converter transfer functions are almost fixed unless a new transformer is used. Therefore, basic compensation may not provide the required current or voltage output in a particular application scenario.

To overcome the constraints imposed by the transformer parameters, higher-order compensation topologies with more reactive components, usually including inductors, can be used to achieve more design freedom for output transfer functions without altering the design of the transformer, such as LC/LC compensation [20] and LCC/LCC compensation [21]. By changing the compensation parameters, customizable LIV or/and LIC transfer functions with ZPA input can be achieved for a wide range of load. Comprehensively, a family of higher-order compensation circuits for IPT converters are proposed in [17]. With these proposed compensation circuits, LIV and LIC outputs can be easily customized by adjusting the compensation parameters, while ZPA input can always be guaranteed to ensure minimum VA rating. However, the efficiency usually suffers from using inductors with significant copper and core losses, which is a major concern of these higher-order compensated IPT converters [19]. Moreover, relationship between compensation parameter design and efficiency performance has rarely been studied.

As a tradeoff between basic compensation and higher-order compensation, SS/SP (S/SP) compensation without lossy inductors is readily derived for the loosely coupled transformer to easily implement LIV output and ZPA input [7]–[9], with




Fig. 2. (a) Schematics and (b) equivalent circuit model of the S/SP IPT converter.

an intuitive design concept illustrated in Fig. 1. The primary leakage inductance $L_{l,P}$, secondary leakage inductance $L_{l,S}$, and mutual inductance L_M of the T-circuit model of the loosely coupled transformer are fully compensated by the external capacitors C_P , C_S , and $C_{S,P}$, respectively, such that the S/SP IPT converter can behave as an ideal transformer with a turn ratio of $\frac{1}{n}$ to achieve LIV output, as well as ZPA input due to pure resistive input impedance. This intuitive design concept fixes the LIV transfer function at a k -independent point featuring misalignment-tolerance, but it does not meet the desired requirement of output customization. Moreover, efficiency performance and overall compensation capacitance cost related to compensation parameters are even more worth being further studied to facilitate the design of the S/SP IPT converter.

In this article, a cost-effective compensation design is elaborated to achieve customizable LIV outputs with ZPA input and optimized power efficiency for the S/SP IPT converter. This article is organized as follows. In Section II, compensation parameters are indicated by a single design factor μ and analyzed to generalize conditions allowing any designs for S/SP IPT converters with an identical loosely coupled transformer to achieve customizable LIV transfer functions with ZPA input. Section III gives criteria for theoretical optimum efficiency, with which the relationship of efficiency improvement and design of μ is revealed, and a critical minimum design value of μ is derived to ensure load matching for optimized efficiency. Section IV optimizes the custom range of LIV outputs between the efficiency performance and the overall compensation capacitance cost, and puts forward a cost-effective design. The proposed design is experimentally verified in Section V. Finally, Section VI concludes this article.

II. ANALYSIS OF LIV OUTPUT WITH ZPA INPUT

Fig. 2(a) shows the schematics of an S/SP IPT converter consisting of an input voltage source V_i , a full bridge inverter, a resonant tank with S/SP compensation, and a rectifier with LC filter.




Fig. 3. LIV transfer function E_{LIV} versus compensation design indicator μ .

To generalize the analysis of the input and output of the S/SP IPT converter, Fig. 2(b) shows a commonly used coupled-circuit model based on fundamental approximation [13], [14], where the loosely coupled transformer has primary self-inductance L_P , secondary self-inductance L_S , and mutual inductance M . The coupling coefficient is given by $k = \frac{M}{\sqrt{L_P L_S}}$. C_P and C_S are the series compensation capacitors in each side, while $C_{S,P}$ is the parallel compensation capacitor in the secondary side. Coil losses in the primary and the secondary sides are represented by resistors R_P and R_S . v_i , v_o , and R_L are the equivalent input voltage, output voltage, and load resistor, respectively. Similar to that of the SS IPT converter, C_P and C_S resonate with L_P and L_S at angular frequencies

$$\omega_P = \frac{1}{\sqrt{L_P C_P}}, \text{ and} \quad (1)$$

$$\omega_S = \frac{1}{\sqrt{L_S C_S}} \quad (2)$$

respectively. Their ratio is defined as an indicator of compensation parameter design and given by

$$\mu = \frac{\omega_P}{\omega_S}. \quad (3)$$

In this article, the single factor μ will be investigated to indicate a cost-effective design of compensation parameters, including C_P , C_S , and $C_{S,P}$ of the S/SP IPT converter, for customizing LIV outputs with ZPA input, and optimizing between power efficiency and overall compensation capacitance cost.

A. Customizable LIV Outputs

The coupled circuit equations for the S/SP IPT converter in Fig. 2(b) are

$$\begin{aligned} (R_P + jX_P)i_P - jX_M i_S &= v_i \\ -(R_S + jX_S + Z_{eq})i_S + jX_M i_P &= 0 \end{aligned} \quad (4)$$

where $X_P = \omega L_P - \frac{1}{\omega C_P}$, $X_S = \omega L_S - \frac{1}{\omega C_S}$, $X_M = \omega M$, and $Z_{eq} = \frac{1}{j\omega C_{S,P} + \frac{1}{R_L}}$ are the impedance of corresponding components for calculation.

The ratio of the output voltage v_o to the input voltage v_i is defined as voltage transfer function E , of which the calculation

TABLE I
SIMULATION PARAMETERS OF THE S/SP IPT CONVERTER

Parameters	Symbols	Values
Self inductance	L_P, L_S	118 μH , 172 μH
Coupling coefficient	k	0.15–0.25
Coil resistance	R_P, R_S	0.5 Ω , 0.72 Ω
Operating frequency	$\frac{\omega_H}{2\pi}$	50 kHz

is highlighted as

$$E = \frac{v_o}{v_i} = \frac{jX_M}{jX_P + \frac{X_M^2 - X_P X_S}{Z_{eq}}}. \quad (5)$$

Although R_P and R_S are nonzero for a practical IPT converter, it is valid to simplify subsequent analyses of voltage transfer function and input phase angle by assuming $R_P = 0$ and $R_S = 0$ [13], [14], [17]. From (5), the condition to achieve LIV transfer function is obviously given by

$$\omega^2 M^2 - X_P X_S = 0. \quad (6)$$

By solving (6), the LIV transfer function E_{LIV} and the corresponding operating frequency ω_H are given by

$$E_{LIV} = \sqrt{\frac{L_S}{L_P}} \frac{k(\mu^2 + 1 + \Delta)}{(2k^2 - 1)\mu^2 + 1 + \Delta}, \text{ and} \quad (7)$$

$$\begin{aligned} \omega_H &= \omega_S \sqrt{\frac{\mu^2 + 1 + \Delta}{2(1 - k^2)}} \\ &\approx \frac{\mu}{\sqrt{1 - k^2}} \omega_S, \text{ for } (\mu^2 - 1)^2 \gg 4k^2 \mu^2 \end{aligned} \quad (8)$$

respectively, where $\Delta = \sqrt{(\mu^2 - 1)^2 + 4k^2 \mu^2}$. It should be pointed out that the S/SP IPT converter can also achieve another LIV transfer function $E_{LIV}|_{\omega_L} = \sqrt{\frac{L_S}{L_P}} \frac{k(\mu^2 + 1 - \Delta)}{(2k^2 - 1)\mu^2 + 1 + \Delta}$ at operating frequency $\omega_L = \omega_S \sqrt{\frac{\mu^2 + 1 - \Delta}{2(1 - k^2)}}$. Similar to the case of S/S IPT converter, operating at ω_H is usually preferred because of better efficiency performance and, thus, chosen for subsequent analyses in this article [7], [8]. From (7), E_{LIV} is customizable with different designs of μ by altering C_P , C_S , and $C_{S,P}$. Fig. 3 shows the customizable E_{LIV} versus μ under different values of k with the simulation parameters given in Table I, which will be used for the rest of this article unless specified. It can also be observed that, E_{LIV} is k -dependent for most designs of μ except the unity design, i.e., $\mu = 1$.

B. ZPA Input

ZPA input is important for the IPT converters to minimize VA rating and improve power transfer capability. The input impedance of the S/SP IPT converter shown in Fig. 2(b) is given by

$$Z_{in} = jX_P + \frac{\omega^2 M^2}{jX_S + Z_{eq}}. \quad (9)$$

To achieve ZPA input, Z_{in} should be purely resistive, i.e.,

$$\Re(Z_{in}) = Z_{in} \quad (10)$$

for arbitrary load conditions. Substituting (8) into (9) and solving (10), design of $C_{S,P}$ for ZPA input can be derived as

$$C_{S,P} = \frac{C_S}{\frac{\omega_H^2}{\omega_S^2} - 1} \quad (11)$$

which is determined by the design of μ .

C. Revisiting of Conventional Design for Misalignment-tolerance

Specifically, for the S/SP IPT converters based on conventional design concept [7]–[9], μ is actually set at unity by properly choosing C_P and C_S to satisfy $\omega_P = \omega_S$. Such that, the LIV transfer function has no relationship with k as given by

$$E_{LIV}|_{\mu=1} = \sqrt{\frac{L_S}{L_P}}, \text{ at} \quad (12)$$

$$\omega_H|_{\mu=1} = \frac{\omega_S}{\sqrt{1-k}}, \text{ when } \mu = \frac{\omega_P}{\omega_S} = 1. \quad (13)$$

Since the LIV transfer function $E_{LIV}|_{\mu=1}$ in (12) is k -independent, it is commonly believed that the S/SP IPT converter with such design is misalignment-tolerant and suitable for dynamic IPT applications with k -variation [7]–[9]. However, since the operating frequency $\omega_H|_{\mu=1}$ in (13) is k -dependent, phase-lock loop control is usually needed for frequency tracking against the variation of k [10], [11]. Moreover, $C_{S,P}$ is k -dependent from (11), and additional adaptive control for $C_{S,P}$ is inevitably required to maintain ZPA input against k -variation [22], [23]. Therefore, in practice, it takes a lot of control effort for the S/SP IPT converter to maintain LIV output and ZPA input in dynamic applications [10], [11], [22], [23]. This concern facilitates our implementation of the S/SP IPT converter toward stationary IPT applications with invariable k .

III. EFFICIENCY OPTIMIZATION

A. Criteria for Maximizing Power Efficiency

Fig. 4(a) gives an equivalent circuit of Fig. 2(b) for analysis of the power efficiency. Z_r is the reflected impedance from the secondary to the primary given by $Z_r = \frac{\omega^2 M^2}{jX_S + Z_{eq}}$. As usual, by separately considering the efficiency η_P in the primary and the efficiency η_S in the secondary sides, overall power efficiency η of the S/SP IPT converter can be calculated as

$$\eta = \eta_P \eta_S = \frac{\Re(Z_r)}{R_P + \Re(Z_r)} \frac{\Re(Z_{eq})}{R_S + \Re(Z_{eq})} \quad (14)$$

where \Re represents calculation of real component.

To analyze the power efficiency in a more intuitive way, the equivalent impedance Z_{eq} is transformed into a form of series connection as shown in Fig. 4(b) and rewritten as

$$Z_{eq} = jX_{S,P} + j\Delta X_{L,eq} + R_{L,eq} \quad (15)$$

where

$$R_{L,eq} = \frac{R_L}{Q^2 + 1} \quad (16)$$




Fig. 4. (a) Equivalent circuit model of Fig. 2(b) with reflected impedance Z_r , and (b) transformation of load impedance in Fig. 4(a) into a form of series connection.

$$\Delta X_{L,eq} = \frac{R_{L,eq}}{Q}, \text{ and} \quad (17)$$

$$Q = \omega C_{S,P} R_L \quad (18)$$

are defined as equivalent load resistance, equivalent load reactance, and load quality factor, respectively. Since the S/SP IPT converter desirably achieves LIV output at ω_H , it can be observed that

$$X_S + X_{S,P} = 0, \text{ at } \omega_H. \quad (19)$$

With (14), (15), and (19), the power efficiency at ω_H can be calculated and further simplified as

$$\begin{aligned} \eta &= \frac{1}{\frac{\Delta X_{L,eq}^2}{R_{L,eq}} + \frac{(R_{L,eq} + R_S)^2}{R_{L,eq}} \frac{1}{\omega_H^2 M^2}} R_P + \frac{R_S}{R_{L,eq}} + 1 \\ &\approx \frac{1}{\frac{\Delta X_{L,eq}^2}{R_{L,eq}} + R_{L,eq} \frac{1}{\omega_H^2 M^2}} R_P + \frac{R_S}{R_{L,eq}} + 1 \end{aligned} \quad (20)$$

with the assumptions $\frac{\omega_H^2 M^2}{R_P R_S} \gg 0$ and $R_{L,eq} \gg R_S$. The optimum values of $R_{L,eq}$ and $\Delta X_{L,eq}$ will be found to maximize η . From (20), the efficiency can be maximized as

$$\eta_{opt} \approx \frac{1}{\frac{2}{k\sqrt{Q_P Q_S}} + 1}, \text{ if} \quad (21)$$

$$R_{L,eq,opt} = \omega_H M \sqrt{\frac{R_S}{R_P}}, \text{ and} \quad (22)$$

$$\frac{\Delta X_{L,eq}^2}{R_{L,eq}} = \frac{R_{L,eq}}{Q^2} \rightarrow 0 \quad (23)$$

where $Q_P = \frac{\omega_H L_P}{R_P}$ and $Q_S = \frac{\omega_H L_S}{R_S}$ are the quality factors of the primary and secondary winding coils, respectively. Similar to the case of the S/S IPT converter [24], (22) and (23) are the criteria of critical load impedance matching point for the S/SP

IPT converter to achieve maximum efficiency when operating with LIV output and ZPA input.

B. Achieving Optimum Equivalent Load Resistance

From (16) and (18), there may exist a local maximum of $R_{L,eq}$, which can be calculated by solving $\frac{dR_{L,eq}}{dR_L} = 0$ and given by

$$R_{L,eq,max} = \frac{1}{2\omega_H C_{S,P}}, \text{ at} \quad (24)$$

$$R_L = \frac{1}{\omega_H C_{S,P}}. \quad (25)$$

Obviously, optimum equivalent load resistance $R_{L,eq,opt}$ in (22) is achievable only if

$$R_{L,eq,max} > R_{L,eq,opt}. \quad (26)$$

Therefore, with (22), (24), and (26), the design of μ should, therefore, satisfy

$$\mu > \mu_{eff} = \sqrt{\frac{1-k^2}{1-2k}} \quad (27)$$

for efficiency optimization, where μ_{eff} is defined as the minimum value of μ for efficiency optimization.

Fig. 5(a) shows the equivalent load resistance $R_{L,eq}$ versus the load resistance R_L under different designs of μ . μ_{eff} can be calculated as 1.36. It can be observed that when μ is less than μ_{eff} , $R_{L,eq}$ cannot reach $R_{L,eq,opt}$ for efficiency optimization.

C. Minimizing Equivalent Load Reactance

Supposing the optimum equivalent resistance $R_{L,eq,opt}$ in (22) is achievable with proper design of μ satisfying (27), a large Q should be further achieved to minimize $\frac{\Delta X_{L,eq}^2}{R_{L,eq}}$ as (23). With (16), (18), and (23), the quality factor Q can be derived as

$$Q = \frac{\mu^2 - 1 + k^2}{2k\mu^2} + \sqrt{\left(\frac{\mu^2 - 1 + k^2}{2k\mu^2}\right)^2 - 1} \quad (28)$$


and plotted in Fig. 5(b). It can be observed that Q becomes larger with the increase of μ , which means the reactance component $\frac{\Delta X_{L,eq}^2}{R_{L,eq}}$ in (23) can be further minimized for higher efficiency by designing a larger value of μ .

It can be concluded that the S/SP IPT converter can achieve higher power efficiency by designing a larger value of μ . As an illustration, the operating frequency ω_H is fixed to an identical value for fair comparison, and the curves of power efficiency η versus load resistance R_L are plotted in Fig. 5(c). Compared with conventional design of unity μ , the peak efficiency is progressively improved with the increase of μ .


IV. DESIGN CONSIDERATIONS

A. Current Stresses on the Windings


To achieve optimum efficiency, design of μ should allow equivalent load resistance $R_{L,eq}$ to satisfy (22) and minimize $\Delta X_{L,eq}$ toward zero as (23). $\Delta X_{L,eq}$ can be ignored due to high



(a)



(b)



(c)

Fig. 5. Calculated results in coupling condition of $k = 0.25$: (a) equivalent resistance $R_{L,eq}$ versus load resistance R_L under different designs of μ , (b) quality factor Q versus μ , and (c) power efficiency η versus load resistance R_L under different designs of μ .

quality factor Q of the resonant circuit. Therefore, for different designs satisfying (27), i.e., $\mu > \mu_{eff}$, the equivalent circuit models at maximum efficiency points are nearly identical, with optimum equivalent load resistance $R_{L,eq,opt}$ and negligible equivalent load reactance $\Delta X_{S,P}$ as shown in Fig. 4(b). It can be estimated that design of μ for efficiency optimization will not affect the current stresses on the primary and secondary windings too much. Such that, LIV transfer functions can be customized by designing the compensation parameters without a necessity to redesign the loosely coupled transformer. Moreover, the output power levels are almost identical under different designs of μ .

B. Compensation Capacitance Cost

It is well known that the cost of an IPT converter can be reduced by minimizing its VA rating and improving its power

efficiency [15], [16]. The S/SP IPT converter can realize ZPA input and achieve efficiency optimization by designing the compensation parameters indicated by the single factor μ discussed above. However, different designs of μ may lead to variations of overall compensation capacitance cost, which is, thus, of interest to be optimized. In general, the cost of compensation capacitor is affected by the specifications, including capacitance and voltage tolerance, but also affected by the manufacturing factors (e.g., volume) and commercial factors (e.g., order quantity, custom, or unique specifications) [25]–[27], making it infeasible to choose unique specifications for each capacitor in practice. Given identical capability of energy storage, metalized polypropylene thin film capacitors with high nominal voltage and small capacitance have better cost performance compared with those with low nominal voltage and large capacitance [25]–[27]. In addition, commercially available capacitors for high-frequency resonant converters (including IPT converters) usually have sufficiently high voltage tolerance for the compensation capacitors of the IPT converter in this work [28]. Such that, the cost of the compensation capacitance can be approximately reflected by the overall compensation capacitance.

Similar to the comparison of power efficiency, the operating frequency ω_H is fixed to an identical value under different designs of μ by choosing the compensation capacitors C_P , C_S , and $C_{S,P}$. With (1), (2), (3), (8), and (11), the compensation parameters are approximated as

$$C_P \approx \frac{1}{1 - k^2} \frac{1}{\omega_H^2 L_P} \quad (29)$$

$$C_S \approx \frac{\mu^2}{1 - k^2} \frac{1}{\omega_H^2 L_S}, \text{ and} \quad (30)$$

$$C_{S,P} \approx \frac{\mu^2}{\mu^2 + k^2 - 1} \frac{1}{\omega_H^2 L_S} \quad (31)$$

with the assumption $(\mu^2 - 1)^2 \gg 4k^2\mu^2$. Overall compensation capacitance can be calculated by

$$C_{\text{total}} = C_P + C_S + C_{S,P}. \quad (32)$$

Substituting (29) to (31) into (32) and solving $\frac{dC_{\text{total}}}{d\mu} = 0$, design of μ for minimum capacitance is given by

$$\mu_{\text{cost}} = \sqrt{2(1 - k^2)}. \quad (33)$$

As an illustration, Fig. 6 shows the compensation capacitance calculated with parameters given in Table I versus μ . A design for minimum C_{total} exists at μ_{cost} .

C. Cost-Effective Compensation Design

It has been studied in Section II that a wide range of customizable LIV outputs with ZPA input can be achieved by simply altering the compensation design indicator μ of the S/SP IPT converter. It is also revealed in Section III that the maximum efficiency η_{max} can be progressively enhanced with the increase of μ , and specifically $\mu > \mu_{\text{eff}}$ is required for a high efficiency. Moreover, a minimum value of overall compensation capacitance C_{total} exists at μ_{cost} , and C_{total} will increase as μ becomes larger when $\mu > \mu_{\text{cost}}$ as discussed in Section IV-C.




Fig. 6. Capacitance versus μ .




Fig. 7. Maximum efficiency η_{max} and normalized overall compensation capacitance ζ versus compensation design indicator μ .

Therefore, the tradeoff between improving power efficiency and minimizing overall compensation capacitance cost imposes constraints to the design range of μ for customizable LIV outputs.

The overall compensation capacitance C_{total} can be normalized as

$$\zeta = \frac{C_{\text{total}}}{C_{\text{total}}|_{\mu_{\text{cost}}}} \quad (34)$$

with the minimum value $C_{\text{total}}|_{\mu_{\text{cost}}}$ being the per-unit value. Simulation curves in Fig. 7 show how maximum efficiency η_{max} and normalized overall compensation capacitance ζ vary with μ . η_{max} increases with μ at a reducing rate (saturates as μ becomes large), and ζ increases with μ at an increasing rate when $\mu > \mu_{\text{cost}}$. Hence, increasing μ will offer diminishing return of η_{max} and lead to sharp increase of ζ . To achieve customizable LIV output with efficiency optimization, we may restrict ζ to be no greater than that of conventional design, i.e., $\zeta \leq \zeta|_{\mu=1}$ as a cost-effective design. A limiting value of μ for ζ -restriction can be given by

$$\mu_{\text{limit}} = \sqrt{\lambda + \sqrt{\lambda^2 + k^2 + 1}} \quad (35)$$

where $\lambda = \frac{1}{2}(\frac{1}{k} + 1 + k\frac{L_S}{L_P})$. With (27) and (33), for typical conditions of coupling coefficient of wireless IPT applications, i.e., $k < 0.25$, μ_{cost} is guaranteed to be larger than μ_{eff} . Therefore, a design range of μ is proposed, given by

$$\mu_{\text{cost}} < \mu < \mu_{\text{limit}} \quad (36)$$




Fig. 8. Experiment setup.

TABLE II
CONVERTER PARAMETERS

Parameters	Symbols	Values
Input voltage	V_I	35 V
Filter	L_f, C_f	1.5 mH, 0.47 mF
MOSFETs	Q_1-Q_4	IPP60R165
Diodes	D_1-D_4	MBR20200
Self inductance	L_P, L_S	117.47 μ H, 172.79 μ H
Coil resistance	R_P, R_S	0.454 Ω , 0.626 Ω
Coupling coefficient	k_{\min}	0.17
	k_{\max}	0.254
Operating frequency	$\frac{\omega H}{2\pi}$	50 kHz

Compensation capacitance		C_P			C_S			$C_{S,P}$					
		$\mu = 1$	$\mu = 1.35$	$\mu = 2$	$\mu = 2.5$	$\mu = 1$	$\mu = 1.35$	$\mu = 2$	$\mu = 2.5$	$\mu = 1$	$\mu = 1.35$	$\mu = 2$	$\mu = 2.5$
k_{\min}	$\mu = 1$	104.2 nF	70.58 nF	343 nF									
	$\mu = 1.35$	92.4 nF	113 nF	121 nF									
	$\mu = 2$	89.54 nF	244 nF	77.8 nF									
	$\mu = 2.5$	89 nF	379 nF	69.2 nF									
k_{\max}	$\mu = 1$	115.38 nF	78.36 nF	230.8 nF									
	$\mu = 1.35$	99 nF	122 nF	113 nF									
	$\mu = 2$	94 nF	255 nF	77 nF									
	$\mu = 2.5$	92.4 nF	395.2 nF	68.2 nF									

to achieve cost-effective compensation design of the S/SP IPT converter for customizable LIV outputs with ZPA input and optimized efficiency, as shown in Fig. 7. The range of LIV output and the percentage efficiency improvement obtained with the design of μ given in (36) should be verified as being satisfactory. Otherwise, a choice of larger μ for wider range of LIV output and better efficiency performance is required, with higher overall compensation cost ζ as compromise.

V. EXPERIMENTAL VERIFICATION

To verify the proposed cost-effective compensation design of the S/SP IPT converter, prototypes are built as shown in Fig. 8, with detailed parameters given in Table II. The S/SP converters share an identical loosely coupled transformer, where conditions of weak coupling coefficient k_{\min} and relatively strong coupling coefficient k_{\max} will be considered to evaluate the proposed design. Various sets of C_P , C_S , and $C_{S,P}$ are used for compensation, under different compensation design indicators, i.e., $\mu = 1$, $\mu = 1.35$, $\mu = 2$, and $\mu = 2.5$. They can be calculated with (1)–(3), (8), and (11), while the practical parameters are given in Table II.

A. Measured Waveforms and LIV Outputs

Figs. 9 and 10 show the measured waveforms of the S/SP IPT converters with different compensation designs (indicated by different values of μ), at $k_{\min} = 0.17$ and $k_{\max} = 0.254$, respectively. The waveforms include the input voltage v_i , input




Fig. 9. Steady-state waveforms of the S/SP IPT converters at $k_{\min} = 0.17$, with different compensation designs. CH1: v_i , 25 V/div, CH2: i_P , 5 A/div, CH3: i_S , 5 A/div, and CH4: V_O , 50 V/div. V_O can be customized from 26 to 143.3 V when the design value of μ varies from 1 to 2.5. (a) $\mu = 1$. (b) $\mu = 1.35$. (c) $\mu = 2$. (d) $\mu = 2.5$.




Fig. 10. Steady-state waveforms of the S/SP IPT converters at $k_{\max} = 0.254$, with different compensation designs. CH1: v_i , 25 V/div, CH2: i_P , 5 A/div, CH3: i_S , 5 A/div, and CH4: V_O , 50 V/div. V_O can be customized from 29 to 102.7 V when the design value of μ varies from 1 to 2.5. (a) $\mu = 1$. (b) $\mu = 1.35$. (c) $\mu = 2$. (d) $\mu = 2.5$.

current (primary winding current) i_P , secondary winding current i_S , and dc output voltage V_O . v_i and i_P are kept in phase, thus ZPA input can be achieved with different compensation designs of μ to minimize VA rating for the inverter. Both i_P and i_S are kept nearly identical for $\mu = 1.35$, $\mu = 2$, and $\mu = 2.5$, which coincides with the analysis in Section IV-A that current stresses on the primary winding and the secondary winding are not affected by the design of μ . It also verifies that although the output voltage and the optimum load resistance vary a lot under different designs of μ , the output power levels at maximum efficiency points are nearly identical. Thus, it is fair to compare the maximum efficiency points in Section V-B. The output voltage V_O is customizable with direct readout of the magnitude shown in Figs. 9 and 10, and the measured dc LIV transfer function




Fig. 11. Measured dc LIV transfer function $E_{LIV,DC} = \frac{V_O}{V_I}$ versus compensation design indicator μ in different conditions of coupling.

$E_{LIV,DC} = \frac{V_O}{V_I}$ (marked with “○” for k_{min} and “□” for k_{max}) versus μ are shown in Fig. 11. It should be noted that there exists a scale factor between the dc voltage gain and ac voltage gain, i.e., $E_{LIV,DC} = \frac{8}{\pi^2} E_{LIV}$. Since there exist practical converter losses, the measured dc voltage gain is slightly lower than the calculated results. However, the trend of $E_{LIV,DC}$ with respect to the variation of μ coincides with the simulated results shown in Fig. 3.

B. Measured Efficiency and Overall Compensation Capacitance Cost

The input dc power and output dc power are measured by a Yokogawa PX8000 Precision Power Scope. In Fig. 12, the curves plot measured efficiency η versus load resistance R in different conditions of coupling coefficient k and with different design values of μ . The curves in dark blue indicate the efficiency performance for conventional compensation design, i.e., $\mu = 1$. Obviously, the efficiency can be enhanced with our proposed compensation design, as indicated by the direct readout of maximum efficiency points of green, red, and light blue curves, where the maximum efficiency is progressively improved with the increase of μ .

In Fig. 13, measured maximum efficiency points (marked with blue “○” for k_{min} and blue “□” for k_{max}) are plotted, which increase monotonically and saturate as μ becomes large. Although the measured maximum efficiencies are slightly lower than the simulated results shown in Fig. 7 due to the converter losses, the trend of the measured maximum efficiencies with respect to μ coincides with the simulation. The overall compensation capacitance for different designs of μ can be calculated with parameters given in Table II and the measured normalized value ζ are plotted as green curves in Fig. 13, where green “○” and green “□” represent ζ for k_{min} and k_{max} , respectively. There exist local minimums at $\mu_{min} \approx 1.35$ for both coupling conditions, thus the overall compensation capacitance is not in a monotonic relationship with the design of μ . At $\mu_{min} \approx 1.35$, it is great to find that there are 37% and 21.5% reduction of the over compensation capacitance as well as 5.9% and 5% improvement of the efficiency at k_{min} and k_{max} , respectively, compared with





Fig. 12. Measured efficiency η versus load resistance R under different conditions of coupling coefficient. (a) $k_{min} = 0.17$. (b) $k_{max} = 0.254$.




Fig. 13. Measured maximum efficiency η_{max} and normalized overall capacitance ζ versus compensation design indicator μ .

those with conventional design, i.e., $\mu = 1$. To achieve cost-effective compensation design for customizable LIV outputs and optimized efficiency, we restrict ζ to be no greater than $\zeta|_{\mu=1}$. Design ranges of $1.35 < \mu < 2.4$ and $1.35 < \mu < 2$ are, therefore, given for k_{min} and k_{max} as shown in Fig. 13, where η_{max} will be further improved and ζ will increase from its minimum but still locating in a satisfactory range. The custom ranges of LIV transfer function are shown in Fig. 11. It can also be observed in Fig. 13, beyond the proposed design ranges of μ , η_{max} becomes saturated while ζ increases rapidly, thus the design will not be cost-effective anymore.

TABLE III
COMPARISON OF DESIRABLE FEATURES BETWEEN OUR ARTICLE AND THE LITERATURE

Compensation Topology		No Lossy Compensation Component	Free From Transformer Parameter Constraint	LIV Output Customization	ZPA	Efficiency Enhancement
S/SP in Our paper		✓	✓	✓	✓	✓
Conventional S/SP [7]–[9]		✓	×	×	✓	×
Basic Compensation	S/S [13]	✓	×	×	×	×
	S/P [13]	✓	×	×	✓	×
Higher-order Compensation	LC/LC [20]	×	✓	✓	✓	×
	LCC/LCC [21]	×	✓	✓	✓	×
	Others [17]	×	✓	✓	✓	×

C. Comparison With the Literature

Table III summarizes the comparison of the desirable features between our proposed design and those in the literature. All the desirable features can be achieved in our proposed design.

VI. CONCLUSION

In this article, parameters of three compensation capacitors of a S/SP IPT converter were indicated by a single factor μ , which simplifies the analysis of the relationships among compensation parameters, customizable LIV outputs with ZPA input, power efficiency, and overall compensation capacitance cost. Critical values of μ ensuring load impedance matching for optimized efficiency, achieving minimum overall compensation capacitance and limiting overall compensation capacitance for effective cost were respectively derived for guiding the design. A cost-effective compensation design achieving customizable LIV outputs with enhanced power efficiency and reduced overall compensation capacitance was elaborated. Experiment results validate the analysis and the proposed cost-effective compensation design in customizing the output and optimizing the efficiency.

REFERENCES

- [1] Y. Jang and M. M. Jovanovic, "A contactless electrical energy transmission system for portable-telephone battery chargers," *IEEE Trans. Ind. Electron.*, vol. 50, no. 3, pp. 520–527, Jun. 2003.
- [2] W. X. Zhong, X. Liu, and S. Y. R. Hui, "A novel single-layer winding array and receiver coil structure for contactless battery charging systems with free-positioning and localized charging features," *IEEE Trans. Ind. Electron.*, vol. 58, no. 9, pp. 4136–4144, Sep. 2011.
- [3] D. Ahn and S. Hong, "Wireless power transmission with self-regulated output voltage for biomedical implant," *IEEE Trans. Ind. Electron.*, vol. 61, no. 5, pp. 2225–2235, May 2014.
- [4] U. K. Madawala and D. J. Thrimawithana, "A bidirectional inductive power interface for electric vehicles in V2G systems," *IEEE Trans. Ind. Electron.*, vol. 58, no. 10, pp. 4789–4796, Oct. 2011.
- [5] H. Liu *et al.*, "Dynamic wireless charging for inspection robots based on decentralized energy pickup structure," *IEEE Trans. Ind. Electron.*, vol. 14, no. 4, pp. 1786–1797, Apr. 2018.
- [6] G. A. Covic and J. T. Boys, "Inductive power transfer," *Proc. IEEE*, vol. 101, no. 6, pp. 1276–1289, Jun. 2013.
- [7] J. Hou, Q. Chen, S. Wong, C. K. Tse, and X. Ruan, "Analysis and control of series/series-parallel compensated resonant converter for contactless power transfer," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 3, no. 1, pp. 124–136, Mar. 2015.
- [8] J. Hou, Q. Chen, X. Ren, X. Ruan, S. Wong, and C. K. Tse, "Precise characteristics analysis of series/series-parallel compensated contactless resonant converter," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 3, no. 1, pp. 101–110, Mar. 2015.
- [9] Y. Yao, Y. Wang, X. Liu, K. Lu, and D. Xu, "Analysis and design of an S/SP compensated IPT system to minimize output voltage fluctuation versus coupling coefficient and load variation," *IEEE Trans. Veh. Technol.*, vol. 67, no. 10, pp. 9262–9272, Oct. 2018.
- [10] E. Gati, G. Kampitsis, and S. Manias, "Variable frequency controller for inductive power transfer in dynamic conditions," *IEEE Trans. Ind. Electron.*, vol. 32, no. 2, pp. 1684–1696, Feb. 2017.
- [11] L. Xu, Q. Chen, X. Ren, S. C. Wong, and C. K. Tse, "Self-oscillating resonant converter with contactless power transfer and integrated current sensing transformer," *IEEE Trans. Power Electron.*, vol. 32, no. 6, pp. 4839–4851, Jun. 2017.
- [12] M. Budhia, G. A. Covic, and J. T. Boys, "Design and optimization of circular magnetic structures for lumped inductive power transfer systems," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3096–3108, Nov. 2011.
- [13] W. Zhang, S. Wong, C. K. Tse, and Q. Chen, "Analysis and comparison of secondary series- and parallel-compensated inductive power transfer systems operating for optimal efficiency and load-independent voltage-transfer ratio," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2979–2990, Jun. 2014.
- [14] W. Zhang, S. Wong, C. K. Tse, and Q. Chen, "Load-independent duality of current and voltage outputs of a series- or parallel-compensated inductive power transfer converter with optimized efficiency," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 3, no. 1, pp. 137–146, Mar. 2015.
- [15] C. S. Wang, G. A. Covic, and O. H. Stielau, "Power transfer capability and bifurcation phenomena of loosely coupled inductive power transfer systems" *IEEE Trans. Ind. Electron.*, vol. 51, no. 1, pp. 148–157, Feb. 2004.
- [16] C. S. Wang, O. H. Stielau, and G. A. Covic, "Design considerations for a contactless electric vehicle battery charger," *IEEE Trans. Ind. Electron.*, vol. 52, no. 5, pp. 1308–1314, Oct. 2005.
- [17] X. Qu, Y. Jing, H. Han, S. Wong, and C. K. Tse, "Higher order compensation for inductive-power-transfer converters with constant-voltage or constant-current output combating transformer parameter constraints," *IEEE Trans. Power Electron.*, vol. 32, no. 1, pp. 394–405, Jan. 2017.
- [18] SAE international, "Wireless power transfer for light-duty plug-in/electric vehicles and alignment methodology," 2017. [Online] Available: https://saemobilus.sae.org/content/J2954_201711.
- [19] R. A. Salas and J. Pleite, "Equivalent electrical model of a ferrite core inductor excited by a square waveform including saturation and power losses for circuit simulation," *IEEE Trans. Magn.*, vol. 49, no. 7, pp. 4257–4260, Jul. 2013.
- [20] X. Qu *et al.*, "Wide design range of constant output current using double-sided LC compensation circuits for inductive-power-transfer applications," *IEEE Trans. Power Electron.*, vol. 34, no. 3, pp. 2364–2374, Mar. 2019.
- [21] V. Vu, D. Tran, and W. Choi, "Implementation of the constant current and constant voltage charge of inductive power transfer systems with the double-sided LCC compensation topology for electric vehicle battery charge applications," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7398–7410, Sep. 2018.
- [22] T. C. Beh, M. Kato, T. Imura, S. Oh, and Y. Hori, "Automated impedance matching system for robust wireless power transfer via magnetic resonance coupling," *IEEE Trans. Ind. Electron.*, vol. 60, no. 9, pp. 3689–3698, Sep. 2013.
- [23] A. Kamineni, G. A. Covic, and J. T. Boys, "Self-tuning power supply for inductive charging," *IEEE Trans. Ind. Electron.*, vol. 32, no. 5, pp. 3467–3479, May 2017.
- [24] Z. Huang, S. C. Wong, and C. K. Tse, "An inductive power transfer converter with high efficiency throughout battery charging process," *IEEE Trans. Power Electron.*, vol. 34, no. 10, pp. 10245–10255, Oct. 2019.
- [25] A. Lazaro, A. Barrado, J. Pleite, J. Vazquez, and E. Olias, "Size and cost reduction of the energy-storage capacitors," in *Proc. IEEE Appl. Power Electron. Conf. Exp.*, Anaheim, CA, USA, 2004, pp. 723–729.
- [26] G. Domingues-Olavarria, P. Fyhr, A. Reinap, M. Andersson, and M. Alakula, "From chip to converter: a complete cost model for power electronics converters," *IEEE Trans. Power Electron.*, vol. 32, no. 11, pp. 8681–8692, Nov. 2017.

- [27] R. Burkart and J. W. Kolar, "Component cost models for multi-objective optimizations of switched-mode power converters," in *Proc. IEEE Energy Convers. Congr. Expo.*, Denver, CO, USA, 2013, pp. 2139–2146.
- [28] TDK Electronics, "Metallized Polypropylene Capacitors (MKP/MFP)," [Online]. Available: https://product.tdk.com/info/en/products/capacitor/film/mkp_mfp/index.html



Zhicong Huang (M'18) received the B.Eng. degree in electrical engineering and automation and the M.Phil. degree in mechanical and electronic engineering from the Huazhong University of Science and Technology, China, in 2010 and 2013, respectively, and the Ph.D. degree in power electronics from The Hong Kong Polytechnic University, Hong Kong, China, in 2018.

He is currently an Assistant Professor of Electrical and Electronic Engineering with the Shien-

Ming Wu School of Intelligent Engineering, South China University of Technology, Guangzhou, China. In 2019, he was a Postdoctoral Fellow under the University of Macau (UM) Macao Talent Program, with the State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China. His research interests include power electronics and its applications.



Zhijian Fang (M'13) received the B.S. and Ph.D. degrees in electrical engineering from the Huazhong University of Science and Technology, Wuhan, China, in 2010 and 2015, respectively.

Since 2018, he has been a Professor of Electrical and Electronic Engineering with the School of Automation, China University of Geosciences, Wuhan, China. From July 2015 to November 2018, he was a Lecturer with the School of Electrical Engineering and Automation,

Wuhan University, Wuhan, China. From February 2016 to January 2017, he was a Postdoctoral Research Fellow with the Department of Electrical and Computer Engineering, Ryerson University, Toronto, ON, Canada. His research interests include high performance dc–dc converter, battery charger, renewable energy applications, and wireless power transfer.



Chi-Seng Lam (S'04–M'12–SM'16) received the Ph.D. degree in electrical and electronics engineering from the University of Macau (UM), Macao, China, in 2012. He completed the Clare Hall Study Programme from the University of Cambridge, Cambridge, U.K., in 2019.

He is currently an Associate Professor with the State Key Laboratory of Analog and Mixed-Signal VLSI and Institute of Microelectronics, UM, and also with the Department of Electrical and Computer Engineering, UM. He has coauthored or coedited four books and more than 90 technical journals and conference papers. He holds four U.S. patents and two Chinese patents. His research interests include power quality compensators, renewable energy generation, integrated power electronics controllers, power management integrated circuits, and wireless power transfer.

Dr. Lam was a recipient of the IEEE PES Chapter Outstanding Engineer Award in 2016, the Macao Science and Technology Invention Award (second class and third class), the Research and Development Award for Postgraduates (Ph.D.) in 2018, 2014, and 2012, respectively, and the Third RIUPEEEEC Merit Paper Award in 2005. He was the Chair of IEEE Macau CAS Chapter from 2017 to 2018. He is currently the Vice-Chair of IEEE Macau Section and the Chair of IEEE Macau IES Chapter.



Pui-In Mak (S'00–M'08–SM'11–F'19) received the Ph.D. degree in electrical and electronics engineering from the University of Macau (UM), Macao, China, in 2006.

He is currently a Full Professor with UM Faculty of Science and Technology—ECE, and Associate Director (Research) with the UM State Key Laboratory of Analog and Mixed-Signal VLSI. His research interests include analog and radio-frequency circuits and systems for wireless and multidisciplinary innovations.

Dr. Mak is currently the Associate Editor of IEEE JOURNAL OF SOLID-STATE CIRCUITS (2018) and IEEE SOLID-STATE CIRCUITS LETTERS (2017). He was the TPC Member of A-SSCC from 2013 to 2016, ESSCIRC from 2016 to 2017 and ISSCC from 2017 to 2019). He was Distinguished Lecturer of IEEE Circuits and Systems Society from 2014 to 2015, and IEEE Solid-State Circuits Society from 2017 to 2018. He was inducted as an Overseas Expert of the Chinese Academy of Sciences since 2018. He is a Fellow of the IET.



Rui P. Martins (M'88–SM'99–F'08) was born in April 30, 1957. He received the bachelor's, master's, and Ph.D. degrees, as well as the Habilitation for Full-Professor in electrical engineering and computers from the Department of Electrical and Computer Engineering (DECE), Instituto Superior Técnico (IST), University of Lisbon, Lisbon, Portugal, in 1980, 1985, 1992, and 2001, respectively.

He has been with the DECE/IST, University of Lisbon since October 1980. Since 1992, he

has been on leave from the University of Lisbon and with the DECE, Faculty of Science and Technology (FST), University of Macau (UM), Macao, China, where he is a Chair-Professor since August 2013. In FST, he was the Dean of the Faculty from 1994 to 1997, and has been a Vice-Rector of UM since 1997. From September 2008 to August 2018, Vice-Rector (Research) and from September 2018 to August 2023, Vice-Rector (Global Affairs). Within the scope of his teaching and research activities, he has taught 21 bachelor and master courses and, in UM, has supervised (or cosupervised) 46 theses, Ph.D. (25), and Masters (21). He has coauthored seven books and 11 book chapters; holds 33 Patents: USA (30) and Taiwan (3); 507 papers, in scientific journals (188) and in conference proceedings (319); as well as other 64 academic works, in a total of 622 publications. He created in 2003 the Analog and Mixed-Signal VLSI Research Laboratory of UM, elevated in January 2011 to State Key Laboratory (SKLAB) of China (the first in engineering in Macao), being its Founding Director. He was the Founding Chair of UMTEC (UM company) from January 2009 to March 2019, supporting the incubation and creation in 2018 of Digifluidic, the first UM Spin-Off, whose CEO is a SKLAB PhD graduate. He was also a Co-Founder of Chipidea Microelectronics (Macao) [now Synopsys-Macao] in 2001/2002.

Prof. Rui Martins was the Founding Chair of IEEE Macau Section from 2003 to 2005 and IEEE Macau Joint-Chapter on Circuits And Systems (CAS)/Communications (COM) from 2005 to 2008 [2009 World Chapter of the Year of IEEE CAS Society (CASS)], General Chair IEEE Asia-Pacific Conference on CAS—APCCAS'2008, Vice-President (VP) Region 10 (Asia, Australia, and Pacific) (2009–2011), and VP-World Regional Activities and Membership of IEEE CASS from 2012 to 2013, Associate-Editor of IEEE TRANSACTIONS ON CAS II: EXPRESS BRIEFS from 2010 to 2013, nominated Best Associate Editor from 2012 to 2013. He was also a member of: IEEE CASS Fellow Evaluation Committee (2013, 2014, 2018—Chair, and 2019); IEEE Nominating Committee of Division I Director (CASS/EDS/SSCS) (2014); and IEEE CASS Nominations Committee from 2016 to 2017. Plus, he was the General Chair of ACM/IEEE Asia South Pacific Design Automation Conference—ASP-DAC'2016, receiving the IEEE Council on Electronic Design Automation Outstanding Service Award in 2016. He was also Vice-President from 2005 to 2014 and President from 2014 to 2017 of the Association of Portuguese Speaking Universities, and received two Macao Government decorations: the Medal of Professional Merit (Portuguese-1999); and the Honorary Title of Value (Chinese-2001). In July 2010, he was elected, unanimously, as a Corresponding Member of the Lisbon Academy of Sciences, being the only Portuguese Academician living in Asia.